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“GEER” Venus Test Chamber!
Hybrid Electric Aircraft!
NASA	  GRC’s	  internal	  research	  eﬀort	  	  has	  been	  to	  focus	  on	  durable	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Past  work  with  single  layer  of  
interconnect
•  DiﬀerenLal	  ampliﬁer	  made	  in	  
6H-­‐SiC	  operated	  6519	  hours	  
at	  500	  °C	  in	  air	  ambient[1].	  
•  Complexity	  limited.	  	  Only	  2	  
transistors	  and	  3	  resistors.	  
•  JFET	  approach	  good	  for	  
minimizing	  gate	  leakage	  at	  
500	  °C.	  
30µm 
[1]	  Phys.	  Status	  Solidi	  A	  206,	  No.	  10,	  2329–2345	  
(2009)	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Two  levels  of  metal  interconnect
Processing	  enhancements	  for	  conformal	  processing	  on	  topology.	  
•  Proximity	  spueering	  of	  TaSi2	  (21mm	  target	  to	  substrate	  spacing).	  
•  LPCVD	  tetraethyl	  orthosilicate	  (TEOS)	  deposited	  720	  °C.	  
•  Design	  rules	  for	  thick	  dielectrics	  and	  metal	  traces.	  
Enables	  crisscrossing	  traces	  and	  on	  chip	  capacitors.	  	  	  	  	  Now	  4H-­‐SiC	  JFET	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New  high-­‐T  packaging    (32  pins)  
•  A	  new	  32	  pin	  
package	  and	  circuit	  
board	  was	  
developed	  by	  Dr.	  
Liangyu	  Chen	  for	  
tesLng.	  
•  Devices	  were	  tested	  
without	  lid	  in	  air	  
ambient	  at	  500	  °C	  
(as	  seen	  in	  photo).	  	  
•  13	  chips	  high-­‐T	  
package	  tested	  to	  
date.	  
•  Hundreds	  of	  die	  
wafer	  probed	  at	  RT.	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Logic  gates  –  500  °C  test  results
•  Two	  individual	  NOT	  circuits	  of	  diﬀerent	  designs	  funcLoned	  1160	  hours	  
and	  2720	  hours	  at	  500	  °C.	  
•  AND	  and	  NOR	  gates	  funcLoned	  220	  hours	  and	  240	  hours	  at	  500	  °C,	  
respecLvely.	  
•  Separate	  set	  of	  NOT,	  NAND,	  and	  NOR	  circuit	  Led	  to	  a	  common	  input	  
failed	  ager	  25	  hours	  at	  500	  °C.	  
•  A	  3	  stage	  ring	  oscillator	  
(shown	  at	  right)	  lasted	  over	  
3000	  hours	  at	  500	  °C.	  
•  Diﬀerences	  in	  lifeLme	  most	  
likely	  due	  to	  processing	  non-­‐
idealiLes	  discussed	  in	  a	  
separate	  paper	  at	  this	  
conference	  [2].	  
[2]	  	  Evidence	  of	  Processing	  Non-­‐IdealiLes	  in	  4H-­‐SiC	  
Integrated	  Circuits	  Fabricated	  With	  Two	  Levels	  of	  
Metal	  Interconnect.	  	  Monday	  ICSCRM2015	  Poster	  
(10	  transistors	  and	  15	  resistors)	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Ring  oscillators  –  500  °C  results




•  Two	  fail	  in	  less	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On  chip  capacitor  -­‐  test  results
•  Leakage	  current	  
of	  a	  15	  pf	  
capacitor	  with	  an	  
area	  of	  0.5mm2.	  
•  500	  °C	  Durability	  
tesLng	  was	  50%	  
duty	  cycle	  50V/	  
0V	  with	  20	  hour	  
stress	  cycles.	  
• Classic	  bathtub	  
curve	  shape,	  but	  
is	  really	  burn	  and	  
failure.	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D  to  A  (4-­‐Bit)  IC
•  Even	  more	  complex	  circuits	  than	  the	  ring	  oscillators	  
worked	  at	  500	  °C,	  but	  with	  lower	  room	  
temperature	  yields	  and	  500	  °C	  durability.	  
• D	  to	  A	  was	  part	  of	  a	  larger	  A	  to	  D	  IC,	  but	  mask	  
layout	  error	  caused	  other	  secLons	  not	  to	  working.	  
4-Bit Digital to Analog 
(20 Transistors) 





with	  VSS,	  VDD,	  
and	  GND	  bus	  
lines.	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D  to  A  (4-­‐bit)  IC
• D	  to	  A	  operated	  
for	  10	  hours	  at	  
500	  °C.	  
• Note:	  	  normally	  
on	  4H-­‐SiC	  JFETs	  
ICs	  are	  designed	  
for	  negaLve	  
voltage	  logic	  
signals.	  	  	  
-­‐1	  V	  to	  -­‐5	  V	  logic	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Address  Decoder  and  RAM  ICs
•  Both were part of 4x4 (16 bit) test memory IC, but sodium 
contamination prevented read amplifiers from working at high-T. 
•  Note: VSS, VDD, and GND have vertical and horizontal bus 
lines.  The vertical bus lines were not permitted over device area 
and had multiple bond pads on both sides of the die. 
•  Note: the gray speckle in the field is the backside contact.  
4-Bit Address Decoder 
(24 Transistors) 
RAM Cell (3-3) 
(6 Transistors/bit) 
500 µm 
Traces	  enabling	  tesLng	  of	  
RAM	  cell	  (3-­‐3)	  without	  
working	  sense	  amps.	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Address  Decoder  IC
•  4-Bit Address 
Decoder 
operated for 
120 hours at 
500 °C.	  
-­‐1	  V	  to	  -­‐5	  V	  logic	  
Processing	  and	  Prolonged	  500	  °C	  TesLng	  of	  4H-­‐SiC	  JFET	  
Integrated	  Circuits	  with	  Two	  Levels	  of	  Metal	  Interconnect	   13 
•  One SRAM Cell 
(3-3) connected to 
bond pad for 
direct voltage 
measurement. 
•  Wordlines driven 
by Address 
Decoder IC 




•  The SRAM cell 
operated at 
500 °C for 9.5 
hours. 
RAM  Cell  500  °C  Demonstra3on
~0	  V	  to	  -­‐5	  V	  logic	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Summary
• This	  work	  demonstrates	  the	  possibility	  of	  4H-­‐SiC	  
JFET	  circuits	  with	  mulLlayer	  interconnects	  achieving	  
prolonged	  operaLon	  at	  500	  °C	  in	  air	  ambient.	  	  
• Further	  process	  improvements	  and	  design	  rule	  
changes	  will	  be	  needed	  to	  make	  larger-­‐scale	  
mulLlayer	  interconnect	  integrated	  circuits	  rouLnely	  
funcLon	  at	  these	  extreme	  temperatures	  for	  even	  
longer	  Lme	  periods.	  
• Once	  larger-­‐scale	  mulLlayer	  interconnect	  circuits	  
have	  been	  fabricated	  with	  suﬃcient	  yield,	  more	  
thorough	  reliability	  tesLng	  involving	  various	  
temperatures,	  gas	  environments,	  and	  thermal	  
cycling	  is	  planned.	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Integrated  circuits  in  fabrica3on
Circuit Inputs Outputs Transistors,  I/O Pads Comments
4-Bit A/D
Analog voltage signal, 
optional external clock, 
output type select
4 bit parallel digital latch, 





4X4 Bit Static 
RAM
Read, Write, Data Lines, 
Address Lines
4 bit parallel digital latch, 














Each sensor signal is 
tagged with unique 
address code
Ring Oscillators Capacitive sensors Frequency modulated signals 










Low power binary signal High-Power RF signal to 
antenna
Could connect with 
PWM from A/D
Op Amp, 2-Stage Differential
Voltage gains to 50 w/ on-
chip resistors 10 JFETs
For piezoelectric SiC 
pressure sensors
4-Bit D/A 4 digital 1 analog 20 JFETs
For pie resistive 
pressure sensors 
